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Abstract—A technique for extracting the electrical and topo-
logical parameters of open defects in process monitor lines is
presented. The procedure is based on frequency-domain mea-
surements performed at both end points of the line. The location
as well as the resistive value of the open defect are derived from
attenuation and phase shift measurements. The characteristic
defect-free impedance of the line and its propagation constant
are considered to be unknowns, and their values are also derived
from the above measurements. In this way, the impact of process
parameter variations on the proposed model is diminished. The
experimental setup required to perform the characterization
measurements and a simple graphical procedure to determine the
defect and line parameters are presented. Experimental results
show a good agreement between the predicted location of the open
and its real location, found by optical beam induced resistance
change inspection. Errors smaller than 2% of the total length of
the line have been observed in the experiments.
Index Terms—Metal lines, open defect, process monitors, trans-
mission lines.
I. INTRODUCTION
O PEN defects are responsible for a high percentage offailures in interconnect lines and, as a consequence, are
becoming a frequent defect type affecting present complemen-
tary metal–oxide–semiconductor (CMOS) integrated circuits
[1]–[5]. A break may occur during some of the manufacturing
process steps, causing a discontinuity at any physical line
otherwise designed to electrically connect the two endpoints
(nodes) of the line. This discontinuity may completely elim-
inate the electrical connection between the nodes if the open
defect totally breaks the conductivity of the line. In this case,
the open is said to be a strong or full open. On the other hand, if
the break is not able to completely disconnect the nodes at both
ends of the line, the open is said to be a resistive or weak open.
Defect sources are identified by means of test structures in
order to optimize the manufacturing process [6]. Furthermore,
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an accurate critical area model for random defects is a key issue
for the estimation of yield loss sensitivity of products to such
random failure mechanisms [7]. Traditionally, conventional
test monitors such as the comb-meander-comb structure [8],
[9] have been used to characterize the resistive distribution
of open defects [10] and bridging defects [11], both of which
are the main contributors to yield loss in wiring structures.
Other test structures such as nest structures [12], [13] and
double bridge test structures [8] have been proposed to evaluate
defect size distributions and to estimate yields. Test structures
that use the same electrical test equipment as standard chips
(digital testers for boundary pads) to locate defect areas have
been proposed [14], [15]. Test monitors equipped with site
addressable test structures [16] allowing the defect substructure
to be identified through electrical measurements also have
been proposed. More complex methods to accurately localize
defects by voltage contrast techniques using scanning electron
microscopy have been presented in [17]–[21].
The advantages of the comb-meander-comb structure lie in
its simplicity and in the reduced number (three or four) of pads
needed to make dc measurements for the characterization of
target defects. In this way, the maximum possible area is pro-
vided to the test structure. However, the dc resistance charac-
terization method is not able to locate open defects in the me-
ander-shaped string. The information related to the approximate
location of the defect on the line can be very useful, for in-
stance, in the detection of persistent process problems and in
failure analysis procedures. Furthermore, reducing the time re-
quired to find the location of these defects may have an impor-
tant impact on the resources devoted to manufacturing process
improvement.
Quiescent current measurement based methods used to char-
acterize the open resistance distribution introduce a nonnegli-
gible uncertainty in the computed final value. Indeed, as re-
ported in [10], the resistance of fault-free meander structures
used as monitors in this work varies between 2% and 4% from
its expected (nominal) value. This variation may introduce an
uncertainty for weak opens on the order of tens of k . During
the test pattern generation for delay testing techniques, such a
resistive uncertainty, when applied to typical interconnect struc-
tures, may lead to unpredictable test results. Thus, a more pre-
cise characterization of open defects may help to better under-
stand this common failure mechanism.
In this paper, a new method based on frequency-domain mea-
surements of the process monitor lines is proposed. The mea-
surements are analyzed and a method for the location of the
0894-6507/$26.00 © 2010 IEEE
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Fig. 1. Comb-meander-comb test structure. Schematic top view (not to scale).
open proposed. The effect of process parameter variations on
the calculated values is also discussed.
This paper is organized as follows. The open defect model
is presented in the next section, together with the proposed
frequency-domain characterization and the analysis of the
defective line behavior. Section III illustrates the application of
the proposed technique, and experimental work is presented in
Section IV. The scalability of the method is given in Section V,
which is followed by the conclusions of this paper.
II. OPEN DEFECTS IN MONITOR STRUCTURES
A well-known defect monitor traditionally used for detecting
bridging and open defects is the comb-meander-comb structure
[9]. It is basically a long meander-shaped wire as shown in Fig. 1
(from pad to pad in the figure) lying between two combs
( and ) made of the targeted layer of the manufacturing
process. The length L of the wire follows from the line/space
pitch and the test structure area, which is chosen such that the re-
quired defect density resolution is obtained at wafer or lot level.
The open defect is modeled as a resistance added to the
nominal resistance of the wire because of the partial or
total breaking of the line. In a dc-based measurement, the re-
lationship between the externally applied voltage and the cur-
rent flowing through the line provides the measured resistance
of the wire . The difference between the expected resistance
and the measured one results in the resistance of the open,
i.e., . As mentioned before, owing to process
parameter variations, the uncertainty introduces an
uncertainty too. In addition, the nature of the dc measurement
does not allow the extraction of any information related to the
location of the defect in the wire.
A. Frequency-Domain Characterization
To obtain information about the location of the partial break,
a frequency-domain characterization of the electrical response
of the line is proposed. Fig. 2 illustrates a wire (meander) whose
length, width, and height are L, W, and H, respectively. These
geometric data, together with the resistivity of the targeted ma-
terial and the electrical parameters of the dielectric isolating the
line from the substrate and the combs, allow the line to be mod-
eled as a transmission line of length L. Fig. 2 shows a stage of
Fig. 2. Modeling of a defect-free wire of length (L), width (W), and height (H)
as a transmission line with    stages over a substrate connected to ground.
length of the transmission line where the , and pa-
rameters are resistance, inductance, capacitance, and transcon-
ducance per unit length, respectively [22]. The meander is di-
vided into of such stages. Note that the two combs are
assumed to be connected to ground. Furthermore, according to
typical real values, is found to be negligible and will not be
considered in the characterization of the line.
Let us assume that an open defect is located at point D in the
wire of length L. Fig. 3 illustrates the defective line considered
as being made up of two separate transmission lines connected
through the open. Since the rest of the line has no defects, their
intrinsic electrical parameters are kept constant along both wires
of length (D) and (L-D), respectively.
In general, since the defective circuit is not electrically sym-
metrical , its response to an external time-varying
voltage excitation depends on the endpoint from which the ex-
ternal signal is being applied.
Fig. 4 illustrates the cases where the line is excited from both
the near and far ends. Hereafter, the excitation connected as in
the circuit shown at the top (bottom) of Fig. 4 will be denoted as
, i.e., voltage input towards the right (left) direction.
Fig. 5 shows the pair of transfer functions extracted according
to the direction of the input signal connected to the line.
The use of the well-known expressions of the characteristic
impedance and propagation constant
of a transmission-line stage [22], together
with the inclusion of the open defect at the location D, allows
the response of the defective line to an input voltage excitation
to be predicted. The two transfer functions of the complete line
with an open defect located at a distance D from the left
end are as follows:
(1)
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Fig. 3. Defective line (meander) of length L with an open defect in position D from the left end.
Fig. 4. In general, the response of the defective circuit to an external voltage depends on the end (extreme left or extreme right) from which the voltage signal is
applied:   for input signals traveling to the right side of the figure or   for signals traveling to the left side.
Fig. 5. The transfer function of the line depends on whether the external signal
travels from left to right   or vice versa  . The defect is modeled by pa-
rameters D and  . The characteristic impedance   and propagation con-
stant  of the line have also been taken into account. The transfer function of
the fault-free line   is a particular case of  and  for   	.
(2)
where and are the Laplace
transforms of the input and output voltages for both cases illus-
trated in Fig. 4, and and D are the resistance and location
parameters of the open defect.
In the previous expressions, the influence of the external cir-
cuitry (the internal output impedance of the external sources
and , and the output capacitance created by the pad and
the instrumentation used) has been considered to be negligible
as compared with the line parameters. This issue will be dis-
cussed further in the section devoted to the experimental work.
B. Defective Line Behavior
This section is concerned with the use of (1) and (2) to extract
the location D and the open resistance . The unknowns D
and cannot be isolated in a closed analytical expression
because of their transcendent nature. Alternatively, graphical as
well as numerical solutions can be used for the extraction of
both parameters.
The expected transfer function versus input signal frequency
is easily obtained from either (1) or (2), depending on the ex-
ternal side where the input signal is connected to the line. Fig. 6
gives an example of Bode diagram for a defective wire having
an open located at L. The resistance of the break
has been taken equal to 20% of the total resistance of the de-
fect-free wire (rL). Typical process parameter values of a 0.18
m CMOS technology have been considered.
C. Selection of the Excitation Frequency
As shown in the previous Bode diagram, there is a range of
frequencies increasing the sensitivity to the detection of the de-
fective behavior.
The frequency-selection procedure consists in simulating the
defect-free line and a defective one with a range of typical de-
fects. Once both transfer functions and ) have been ob-
tained, the two responses are analyzed, and the range of fre-
quencies showing a sufficient difference to detect the open is
selected. Fig. 7 illustrates the procedure for the particular case
of Fig. 6. As can be observed, the range between 1 and 12 MHz
is the best option for testing purposes. The discontinuities in the
bottom graph of Fig. 7 arise from the difference in the frequency
at which the transfer functions and change their phase
(the graph shows the difference between their phases).
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Fig. 6. Example of Bode diagrams of the defect-free and defective line with
open location      L and     rL (where r is the resistance per unit
length and L is the total length of the line,    mm, resulting in a total
defect-free resistance of the line 	  
 k).
Fig. 7. Difference between the simulated fault-free transfer function of the
line (illustrated in the previous figure) and a typical defective one. Different
resistances of the open defect have been assumed ranging from    to
  	 in increments of     rL. (Top) Attenuation and (bottom)
phase shift are shown.
III. EXTRACTION OF THE OPEN PARAMETERS D AND
The extraction of the location and resistance of the open in a
defective line is presented in this section.
For a selected frequency previously computed from the char-
acterization presented in Section II, left and right attenuations
and phase shifts are measured. Note that the
set of four measurements allows the set of four unknown param-
eters to be determined. The former pair of pa-
rameters informs about the open defect while the latter depends
on the defect-free wire. With this technique, the uncertainty
due to the lack of knowledge of the defect-free line is
eliminated since these parameters are initially considered as un-
knowns.
Different procedures may be used to solve the system of four
equations and four unknowns. Considering the transcendent na-
ture of the four expressions derived from (1) and (2), numerical
or graph-based methods can be applied for solving them. In this
way, a graph-based method can be employed where the intersec-
tion point of the four surfaces
provides the solution to the problem. However, it is well known
that there exists a high correlation between the electrical param-
eters of neighboring defect-free test structures [10]. Under these
circumstances, the pair of parameters can be assumed to
be known and the problem is simplified to finding the pair (D,
). In such a case, the same graphical procedure can be fol-
lowed but reduced to only two surfaces to be intersected. These
two surfaces can be any two out of the four .
The graphical method used in this paper proceeds as follows
for the case of lack of information about the electrical parame-
ters of the defect-free line. First, the attenuation and
the phase shifts are measured at a chosen frequency.
From (1) and (2), the set of (D, ) pairs having the measured
attenuations is obtained using any general-purpose
solver software and is plotted on the (D, ) plain. The inter-
section between both curves occurs at point . The
same procedure is followed for the phase shifts , whose
intersection occurs at point . If the difference be-
tween the two points obtained is less than a precomputed value
(0.02% in this paper), the procedure ends; otherwise, the same
procedure is repeated for different pairs of according
to the information extracted from the process parameter vari-
ations. The procedure terminates when the difference between
and is smaller than .
Fig. 8 illustrates the result of applying the technique to a par-
ticular simulated case. In order to obtain the measured attenua-
tions and phase shifts of a defective circuit, an HSPICE simu-
lation has been carried out. The simulated (D, ) parameters
have been circled, as shown in the figure. The intersection of
the four curves (attenuation and phase shift for both input exci-
tations) allows the defect location and resistance to be extracted.
Note that although the example considers a small resistance
on the order of 20% of the defect-free line resistance, the value
extraction is very accurate.
However, the unknown parameters of the nondefective line
are expected to be similar to those of the testing structures of
the rest of the wafer because of the high correlation between
the electrical parameters already shown in previous works
[10]. This allows an accurate prediction of the pair ,
and thus the system of two unknowns can be addressed with
only two measurements. Since, in general, the measurement
of gain values is more stable than that of delay values, the
former pair of values is used . Under this assumption,
the procedure to extract the open parameters starts with the
selection of the pair of values obtained from the char-
acterization of the test structures surrounding the defective one.
Next, a procedure similar to the one presented in the previous
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Fig. 8. Graphical solution for a particular defective line of length    
mm,    k, and    	 L.
Fig. 9. Graphical solution for the same particular defective line of length   
mm,   k, and   	 L presented in the previous figure. (a) The
extraction of the defect-free electrical behavior by means of the neighboring test
structures. (b) Graphical solution obtained from the gain measures.
paragraph is followed, but this time only the gain
measurements are used, as illustrated in Fig. 9.
A. Application Example
The proposed method has been applied to a realistic 1-m-long
monitor line, similar to that in [10]. After performing HSPICE
simulations for a set of realistic open defects, the parameters
(D, ) are calculated using the procedure based on measuring
gains described above. Table I lists some of the results obtained.
The two leftmost columns indicate the (D, ) used in the
HSPICE simulation. The four (right) error columns indicate the
percentage of error found in the calculated values referred to the
correct (simulated) values or referred to the total length (L) or
line resistance . Note that the prediction of the location
of the open is very accurate, having errors lower than 1% of the
total line length except in one case. The higher the defect re-
sistance, the easier it is to calculate its location. The opposite
TABLE I
COMPARISON BETWEEN HSPICE SIMULATED 
   AND MATLAB
CALCULATED 
   PARAMETERS IN A REALISTIC ALUMINUM
MONITOR LINE OF     M AND   	 M. THE FREQUENCY TEST
WAS SELECTED AT 10 KHZ. THE DEFECT-FREE NOMINAL LINE RESISTANCE
IS 
      	 K
Fig. 10. In the measured YEMs, the metal lines of odd levels are orthogonally
orientated to the metal lines of even levels.
behavior is found for , for which errors lower than 2.5% of
the total line resistance are found.
IV. EXPERIMENTAL RESULTS
The methodology proposed for locating open defects has
been applied to a set of aluminum yield enhancement monitors
(YEMs) of a 0.18 m 6 M Philips technology. Each of the
monitors consists of six different comb-meander-comb struc-
tures, one per each metal level. The orientation of the lines
depends on the metal level, being horizontal for odd metal
levels and vertical for even levels, as shown in Fig. 10 (metals
M5 and M6 are not illustrated for clarity.) The width of the
lines is m, and their spacing depends on the YEM
structure, ranging from to m. The test structure
area of the monitors, which are almost square (3.30 3.00
mm ), is close to 10 mm .
As can be seen in Fig. 2, the measured meander is modeled
to behave as a transmission line and is assumed to be coupled
Authorized licensed use limited to: UNIVERSITAT POLITÈCNICA DE CATALUNYA. Downloaded on June 22,2010 at 16:38:00 UTC from IEEE Xplore.  Restrictions apply. 
70 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 23, NO. 1, FEBRUARY 2010
Fig. 11. Loading effect at the meander output due to the probe cable and the
input circuitry of the oscilloscope.
to the electrically grounded plane. Each particular meander of
the experimental set is surrounded by its (2) combs and the rest
of the (5) meanders, which, in turn, have their respective combs
(5 2).
To match the theoretical model with the real circuit, all the
YEM combs and all the meanders, except the one being mea-
sured, are grounded by means of their corresponding pads. In
this way, in the transmission-line model assumed in Fig. 2, the
capacitance per unit length is found as the total parallel capac-
itance between the considered meander and the rest of the (5)
meanders and (12) combs. During the measurements, 22 pads
are grounded, and the input signal is connected at one of the
meander pads while the response is observed at the other me-
ander pad.
A. Defect-Free Meander
The first step in the experimental work consists in checking
the degree of matching between the model proposed and the
behavior of a fault-free meander. In order to obtain satisfactory
results, the extraction of the transmission-line parameters must
be accurate enough and the model must work for a sufficiently
wide range of frequencies.
For the experimental measurements, different equipment can
be used provided that its loading effect on the electrical results
obtained is considered. Fig. 11 illustrates the schema of the
loading effect caused by a passive 1 probe on the measured
circuit. If a passive 10 probe is used, the inclusion of the divi-
sion stage must also be considered. However, in the case of an
active probe, the effect of the measuring instrument is, in prac-
tice, almost negligible. In this paper, the three different probes
have been used and the expected results have been achieved.
Fig. 12 shows the experimental measurements (with lines)
obtained for the gain and phase of two of the defect-free
comb-meander-comb structures versus the modeled values
(with points). Since the working frequencies are small enough,
only the resistive and capacitive natures of the structure have
been considered in and . Fitting between the experimental
and calculated values for a range of frequencies has been used
to select the parameters and . The agreement between the
predicted and the measured values is very good. Since one
of the comb-meander-comb structures (MECB4) has a larger
spacing between the meander and the combs, its capacitive
coupling effect is smaller than for the other structure (MECB3),
thus giving a smaller coupling fitting parameter , as indicated
in the figure. Moreover, as the coupling effect is less important,
the relative impact of the rest of nonconsidered higher order
Fig. 12. Measured (lines) and modeled (points) gain and phase functions versus
frequency for two of the defect-free comb-meander-comb structures measured.
The parameters of the transmission lines have been found to be     pF/m
and   	/m for MECB3 (
    m and    m) and    
fF/m for MECB4 (
    m and     m) by fitting between the
experimental and the predicted values.
coupling effects increases. This causes the model to start dif-
fering from the experimental results in the range of frequencies
around kilohertz.
In the next section, experimental versus predicted gain and
phase figures are presented for faulty meanders affected by re-
sistive open defects.
B. Defective Meanders
In the case of a defective meander, both the and (
and ) parameters and the open defect parameters and D
must be extracted. There are four unknowns that must be de-
rived from four measurements (gain and phase obtained from
both sides of the meander). However, as proposed in the pre-
vious section, the knowledge obtained from the characterization
of the defect-free meanders can be used to avoid measuring the
phase response of the meander. For standard characterization
equipment, measuring the phase response is less accurate than
measuring the gain response. Indeed, the well-known good cor-
relation between the location of such YEM structures and their
dc electrical response allows the value to be easily derived pro-
vided the information about their location on the wafer is used.
Since this good correlation is mainly due to photolithography
(geometrical) issues, the value is also easily derived because
of its dependence on the spacing between the metal lines and on
their thickness. Starting from the knowledge of and , only the
parameters of the open defect need to be obtained and only two
measurements must be performed, i.e., the gain response from
both sides of the defective meander and .
Fig. 13 illustrates the results obtained from the application
of the methodology to find the location and resistance of an
open defect. The electrical gains predicted from the two ends
of the meander are shown in a three-dimensional (3-D) graph
versus the (unknown) location and resistance of the open at a
particular frequency. The intersection of such 3-D graphs with
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Fig. 13. Electrical gains (from the left and right ends of the meander) predicted
for a defective structure versus the unknown location and resistance of the open
defect at a particular frequency value. The measured gains from left and right
ends are shown as the two level curves intersecting at the location and resistance
obtained:     % of the total meander length and     M.
the two measured gain values and ) determines the two
level curves also shown in the figure. The intersection between
these two curve levels provides the location and resistive value
of the open defect, causing the defective behavior in this case
( % of the total meander length and M ).
Once the open defect has been characterized, the inverse
process is performed to check the precision of the result, i.e.,
the measured and predicted gains at different frequencies are
depicted, as shown in Fig. 14. Good agreement is observed be-
tween them for a wide range of frequencies going up to several
kilohertz. The phase values are also illustrated, although the
data related to the phase have not been used for deriving the
pair (D, ).
In the next section, a visual inspection of some of the mea-
sured defects is presented to check the accuracy of the predicted
locations.
C. OBIRCH Inspection
The optical beam induced resistance change (OBIRCH)
method is an indispensable failure analysis tool in the semi-
conductor industry. It is useful not only for test structures but
also for final products. The basic principle of OBIRCH is very
simple [19], [20]. The first step consists in radiating the surface
to be inspected with a laser beam. This radiation heats the
surface, which, as a result, changes its electrical resistance. The
change in resistance causes a variation in the current flowing
through the structure. This current variation can be displayed
on a cathode-ray tube in the form of brightness change. Fig. 15
illustrates the setup required to apply this technique to the
measured comb-meander-comb structures.
Fig. 16 shows the gain values measured and predicted as pre-
sented in the previous sections for a meander that has been visu-
ally inspected by the OBIRCH method. The prediction has been
% % of the total meander length for an open de-
fect having M . The use of the measurements at
Fig. 14. Comparison between the measured gain and phase and their predicted
values at different frequencies for the defective meander presented in the pre-
vious figure. The measured values are marked with asterisks while the predicted
values are drawn with lines. The defect location and the resistance obtained from
the previous figure have been used.
Fig. 15. Comb-meander-comb structure being excited for OBIRCH inspection.
The two needles connected to the Meander Left pad and the Meander Right pad
for the M3 level are shown.
different frequencies gives rise to different predictions, which
results in an uncertainty. A simple arithmetic mean value has
been used for generating this uncertainty. The applied visual
OBIRCH inspection (see Fig. 17) shows the good agreement
between the predicted location and the real position of the open
defect.
Fig. 18 shows the location of another open defect calculated
by the proposed methodology. Fig. 19 illustrates the result of
the visual inspection for this defect predicted to be located at
% % with k . The higher uncertainty
is due to the low value of the defect resistance since its impact
on the meander behavior is smaller. Good agreement between
experimental and predicted locations is also obtained.
The methodology proposed for locating open defects in YEM
structures starts with the assumption that only one open defect at
a time is present in a meander. Because of the density of random
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Fig. 16. Gain measurements versus predicted values at different frequencies
for a defective meander with an     M and a predicted location  
 %  % of the total meander length referred to the top part of the picture.
Fig. 17. Location obtained by visual OBIRCH inspection for the defective me-
ander illustrated in the previous figure. The location was predicted between 40%
and 41% of the top of the meander. The real location of the open defect agrees
with the prediction.
defects in current semiconductor technologies, the probability
of having more than one defect is quite low. In fact, the area
devoted to such kind of YEM structures is big enough to have
one defect. However, the open defect location methodology has
also been applied to structures with more than one resistive open
defect. Fig. 20 shows the result of the OBIRCH inspection on
a meander with two open defects. Since the model assumed
only one open defect to cause the faulty behavior, the predicted
values were farther from the end than reality. Although this re-
sult is consistent with the method proposed, it is incorrect. Only
one open is assumed to predict the correct location of the de-
fect, which is actually the most likely case in mature processes.
Fig. 21 shows the gain values measured and predicted for the
Fig. 18. Gain measurements versus predicted values at different frequencies
for a defective meander with a    	 k and a predicted location  

%  	% of the total meander length referred to the top part of the picture.
Fig. 19. Location obtained by visual OBIRCH inspection for the defective me-
ander illustrated in the previous figure. The location was predicted between 96%
and 98% of the top of the meander. The real location of the open defect agrees
with the prediction.
defective circuit with two open defects illustrated in Fig. 20.
As expected, the presence of two defects causes a certain level
of discrepancy between the measured and predicted gain values
compared to the previous single-defective examples shown in
Figs. 16 and Fig. 18.
V. SCALABILITY OF THE METHOD
In order to evaluate the scalability of the proposed method
to YEM structures manufactured in different nanometric tech-
nologies, some (typical) electrical and physical parameters have
been considered. The range of optimum frequencies for each
technology node has been calculated, as will be shown next, for
a standard meander-comb YEM with an area of 1 mm . In ad-
dition, the range of detected resistances has been characterized.
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Fig. 20. Location obtained with OBIRCH for a defective meander affected by
two open defects. Since the model used only assumes one resistive open defect
per defective meander, the predicted location was farther from the end than the
actual location found. This result is consistent with the model considered. How-
ever, in current mature processes, the probability of having more than one open
defect per meander is quite low.
Fig. 21. Gain measurements versus predicted values at different frequencies
for the defective meander with a total     k and a predicted location
  %   % of the total meander length referred to the top part of the
picture.
TABLE II
PHYSICAL AND ELECTRICAL PARAMETERS OF THE INTERMEDIATE WIRING OF
NANOMETRIC TECHNOLOGIES [23]
Table II shows the main parameters that determine the elec-
trical properties of the meander-comb structure for several tech-
nologies assuming copper (Cu) as the manufacturing material
( -cm). In our analysis, the width and spacing of the
lines have been assumed to be minimum and equal to half of the
wiring pitch. The aspect ratio AR is also needed to determine
the meander resistance per unit length (r, shown in k /m) and
the capacitance per unit length (c, in pF/m).
Assuming a YEM with an area of 1 mm , the total meander
resistance is shown in Table III. For the considered tech-
nologies, the meander length (not shown) ranges from nearly
1 m for the 130 nm node to almost 4 m for the 45 nm node.
TABLE III
TOTAL MEANDER RESISTANCE 	  
 FOR DIFFERENT TECHNOLOGY NODES
(YEM    MM ) AND OPTIMUM RANGE OF MEASURING FREQUENCIES
VERSUS RESISTANCE OF THE OPEN DEFECT ROP (REFERRED TO   )
TABLE IV
RANGE OF RESISTANCE OF THE OPEN DEFECTS DETECTED AT A MEASURING
FREQUENCY OF 50 HZ IN A YEM OF 1 MM
Fig. 22. Cross-sectional view of metal dishing and erosion effects after CMP
process in a fine line and fine space interconnect structure [29]. refers to the
thickness loss at each particular interconnect line while  refers to a global
field oxide loss over the whole structure. The metal nonplanarity due to dishing
is modeled by  [26].
The three rightmost columns of Table III show the optimum
range of frequencies for the proposed method versus three
values of the resistance of the open Rop (referred to the total
meander resistance ). The value of the optimum working
frequency has been extracted from the analysis of the behavior
shown in Fig. 7 and assuming an active probe for the measure-
ments. Note that the optimum value of the measuring frequency
depends on the location of the open defect in the meander, and,
for that reason, the optimum frequency is presented as a range.
The highest frequencies of the range are the optimum for open
defects located near the end points of the meander.
From Table III, it is clear that the range of frequencies ca-
pable of locating a resistive open defect narrows with shrinking
the technology. As an illustrative example taken from the table,
Authorized licensed use limited to: UNIVERSITAT POLITÈCNICA DE CATALUNYA. Downloaded on June 22,2010 at 16:38:00 UTC from IEEE Xplore.  Restrictions apply. 
74 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 23, NO. 1, FEBRUARY 2010
Fig. 23. Error in the prediction of the location of an open defect with     in a 45 nm technology under the effect of dishing and erosion after CMP process
(see Fig. 22). (a) YEM with a global field oxide loss of the 10% of the nominal value, 10% difference between the edge and stable mean resistance, and different
distances   between edge and stable resistance lines. (b) YEM with different   mean resistance between the edge lines and the middle lines while 
and  are kept constant.
a resistive open defect of around M is well pre-
dicted by a range of kHz in a 130 nm technology, but
a similar open defect of M has an optimum range
of kHz in a 65 nm technology.
Furthermore, the range of resistances detected by the pro-
posed method has been analyzed for the previous technology
nodes. In order to characterize the maximum detectable resis-
tive open defect, a 100 mV magnitude has been assumed as the
minimum signal measurable at the meander output (given an
input magnitude of 10 V). Symmetrically, the minimum resis-
tive open defect has been considered as that capable of causing a
deviation from the defect-free response of the circuit of, at least,
100 mV. The results are presented in Table IV for a YEM with
an area of 1 mm . As the technology feature shrinks, the range
of detected resistive opens narrows too.
Another issue to be taken into account when applying the
proposed technique is the impact of dishing and erosion caused
by chemical mechanical polishing (CMP) in damascene Cu
lines [24], [25], [30], since sheet resistance is a function of line
width and pattern density. Efficient modeling is available for
mature processes [26]–[28], and the metal thickness can be
controlled provided the comb-meander structure has uniform
density. However, special attention must be paid to the edge of
the comb-meander structure because of the possible change in
density.
The effect of the nonuniform electrical characteristics of a
Cu meander due to dishing and erosion has been analyzed ac-
cording to the cross-sectional profile illustrated in Fig. 22. As
far as the erosion effect is concerned, the median resistance of
each line is a function of position on the array. The resistance is
assumed to be lower at the structure edge but to increase rapidly
proceeding inwards. After a few tens of m from the array edge
, the mean resistance of each line can be considered stabi-
lized to the value derived from erosion [25]. A global field
oxide loss is also included in the meander structure. In re-
lationship with the dishing effect, it is expected to have a small
impact on such narrow lines [29], [26]; however, its effect has
also been included and modeled by (see Fig. 22) according
to the dishing radius concept [26], [27].
In order to illustrate the impact of dishing and erosion on the
proposed methodology, an open defect with resistance
has been included in a 1 mm YEM for the nanometer tech-
nologies considered in Table II. Each line of the comb-meander
structure has been modeled through its ABCD matrix with the
inclusion of the Cu thickness variations shown in Fig. 22. The
electrical response of the whole meander has been character-
ized by computing the global ABCD matrix. Fig. 23(a) shows
the error in the prediction of the defect location for an illustrative
case in a 45 nm technology with a global field oxide loss of 10%
of the nominal oxide thickness % , a decrement in the
Cu thickness at the middle of the structure of 10% related
to the edge thickness value, and three different edge distances
to the stable mean resistance zone ( m, m,
and m). The proposed working frequency
Hz presented in Table III has been used for the location of the
defect. Fig. 23(b) shows the error in the prediction of the defect
location for the same structure with % and %
and three different edge distances and m. Due
to the symmetry of the electrical behavior, only locations be-
tween 0 and 50% of the total length of the YEM are shown. The
impact of dishing has not been shown in Fig. 23 due to its small
effect on narrow lines.
The low impact of dishing and erosion shown in Fig. 23 il-
lustrates the robustness of the proposed method for the location
of resistive open defects except for locations close to the edges
of meander structures.
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VI. CONCLUSION
An experimental method to electrically characterize weak
opens and at the same time identify the location of such defects
has been proposed. It uses passive meander process monitor
structures accessible at both ends. The attenuation and phase
shift (delay) for time-varying signals at both ends provide the
four measures from which the defect parameters and its
location D are extracted. Only one open defect is assumed to
affect each defective meander. The inherent redundancy of the
measures enables the adequate characterization in the presence
of unknown shifts in the line parameters.
This paper also shows the reduction of the measurements
needed to determine the location of open defects with the
knowledge obtained from the defect-free meander structures
surrounding the defective one. In this way, only the attenuation
(gain) figures must be measured to predict the location of open
defects.
Real defective meanders have been analyzed and the location
of their open defects has been predicted. Visual inspection by
OBIRCH techniques shows the agreement between the theoret-
ical location of the defect and the actual location.
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